File tree Expand file tree Collapse file tree 2 files changed +8
-3
lines changed
regression/verilog/modules Expand file tree Collapse file tree 2 files changed +8
-3
lines changed Original file line number Diff line number Diff line change @@ -502,7 +502,13 @@ jobs:
502502 chmod a+x ./bin/ebmc ; ./bin/ebmc --version
503503 chmod a+x ./bin/hw-cbmc ; ./bin/hw-cbmc --version
504504 chmod a+x ./bin/vlindex ; ./bin/vlindex --version
505- echo "PATH=$PATH:$PWD/bin" >> $GITHUB_ENV
505+ - name : Put binaries back in place
506+ run : |
507+ cp bin/ebmc src/ebmc/
508+ cp bin/hw-cbmc src/hw-cbmc/
509+ cp bin/vlindex src/vlindex/
510+ - name : Run the verilog tests (CORE)
511+ run : make -C regression/verilog test TEST_PL="../../lib/cbmc/regression/test.pl -C"
506512 - name : Run the ebmc tests with SAT
507513 run : make -C regression/ebmc test TEST_PL="../../lib/cbmc/regression/test.pl -K"
508514 - name : Run the ebmc tests with Z3
Original file line number Diff line number Diff line change 1- KNOWNBUG
1+ CORE
22input_and_ansi_input.v
33
44^EXIT=2$
55^SIGNAL=0$
66--
77--
8- The redeclaration must be errored.
You can’t perform that action at this time.
0 commit comments