Skip to content

Commit 17c7133

Browse files
authored
Merge pull request #851 from diffblue/undeclared_task1
Verilog: KNOWNBUG test for undeclared task
2 parents 21a5dfa + c7f2ecd commit 17c7133

File tree

4 files changed

+28
-0
lines changed

4 files changed

+28
-0
lines changed
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
CORE
2+
undeclared_function1.v
3+
4+
^file .* line 4: unknown function `undeclared_function'$
5+
^EXIT=2$
6+
^SIGNAL=0$
7+
--
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
module main(input in, output reg out);
2+
3+
always @in begin
4+
out <= undeclared_function(in);
5+
end
6+
7+
endmodule
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
KNOWNBUG
2+
undeclared_tasks1.v
3+
4+
^EXIT=2$
5+
^SIGNAL=0$
6+
--
7+
^warning: ignoring
8+
--
9+
The type checker fails to find the symbol, and an exception is thrown.
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,5 @@
1+
module main;
2+
3+
initial some_undeclared_task();
4+
5+
endmodule

0 commit comments

Comments
 (0)