Skip to content

Commit 14416f0

Browse files
authored
Merge pull request #1178 from diffblue/smv_ltlspec_FG1
KNOWNBUG test for `FGp`
2 parents b0016ca + bcc3587 commit 14416f0

File tree

6 files changed

+65
-0
lines changed

6 files changed

+65
-0
lines changed
Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,10 @@
1+
KNOWNBUG
2+
smv_ltlspec_AFAG1.smv
3+
--bdd
4+
^\[spec1\] AF AG !buechi_state: PROVED$
5+
^EXIT=0$
6+
^SIGNAL=0$
7+
--
8+
^warning: ignoring
9+
--
10+
The BDD engine returns the wrong answer.
Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,10 @@
1+
KNOWNBUG
2+
smv_ltlspec_AFAG1.smv
3+
--bound 3
4+
^\[spec1\] AF AG !buechi_state: PROVED$
5+
^EXIT=0$
6+
^SIGNAL=0$
7+
--
8+
^warning: ignoring
9+
--
10+
The BMC engine returns the wrong answer.
Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,12 @@
1+
MODULE main
2+
3+
VAR flag : boolean;
4+
VAR buechi_state : boolean;
5+
6+
TRANS next(flag) = !flag
7+
8+
TRANS !buechi_state & !next(buechi_state)
9+
| !buechi_state & !flag & next(buechi_state)
10+
| buechi_state & flag & next(buechi_state)
11+
12+
CTLSPEC AF AG !buechi_state
Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,10 @@
1+
KNOWNBUG
2+
smv_ltlspec_FG1.smv
3+
--bdd
4+
^\[spec1\] F G x!=1: PROVED$
5+
^EXIT=0$
6+
^SIGNAL=0$
7+
--
8+
^warning: ignoring
9+
--
10+
The BDD engine returns the wrong answer.
Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,10 @@
1+
KNOWNBUG
2+
smv_ltlspec_FG1.smv
3+
--bound 2
4+
^\[spec1\] F G x!=1: PROVED$
5+
^EXIT=0$
6+
^SIGNAL=0$
7+
--
8+
^warning: ignoring
9+
--
10+
The BMC engine returns the wrong answer.
Lines changed: 13 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,13 @@
1+
MODULE main
2+
3+
VAR x : 0..2;
4+
5+
ASSIGN init(x) := 0;
6+
7+
TRANS x=0 -> (next(x)=0 | next(x)=1)
8+
9+
TRANS x=1 -> next(x)=2
10+
11+
TRANS x=2 -> next(x)=2
12+
13+
LTLSPEC F G x!=1

0 commit comments

Comments
 (0)